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Abstract
It is with great pleasure that we introduce the special section on Nano Systems and Computing to the
readership of the IEEE Transactions on Computers. This special section consists of five papers that have been
selected to cover a wide spectrum of techniques which are encountered in the design of nano-scale computing
systems.
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Introduction to the Special Section on
Nano Systems and Computing
Andre´ DeHon, Member, IEEE, Craig S. Lent, and Fabrizio Lombardi, Senior Member, IEEE
Ç
IT is with great pleasure that we introduce the specialsection on Nano Systems and Computing to the reader-
ship of the IEEE Transactions on Computers. This special
section consists of five papers that have been selected to
cover a wide spectrum of techniques which are encountered
in the design of nano-scale computing systems.
We are reaching an interesting time in the physical
implementation of computing systems when we can and
must contemplate computations built at the molecular and
atomic-scale. Continued scaling of our top-down trends
suggests features measured in tens of atoms in the next
decade, and the discreteness of atomic-scale building blocks
is already a present concern in today’s advanced ICs. At the
same time, scientists are demonstrating new techniques to
synthesize designer nanostructures from the bottom up
whichhave small feature sizes and interestingnewproperties
that may expand our device options and our design space.
The physics we need to properly understand and exploit
these atomic-scale devices and interconnect structures
represents a significant change from the physics which
has been adequate for microscale computing systems. These
nano-scale systems must consider phenomena such as the
statistical behavior of individual electrons, atoms, and
molecules, quantum interactions and tunneling, and ballis-
tic transport. Much of the physical phenomena at this scale
are known in current science and the challenge is to develop
adequate engineering approximations, approaches, and
design disciplines to tame them and harness their power;
however, many phenomena at this scale are at the edge of
or beyond our current scientific understanding.
The result is both new features and capabilities and new
concerns and parasitic effects. Opportunities for continuing
miniaturization of computing systems are, of course, among
the dominant capabilities. Nonetheless, the new devices
enabled by nano-scale engineering and different physics
also promise new features for new nonlinear devices,
nonvolatile state storage, non-charge-based state storage,
and superposition of states. Systems built at these scales
must accommodate high permanent defect rates, high
variation in parameters among devices, high transient fault
rates, and continual change in the parameters of individual
devices over the operational lifetime of the systems. High
variation in parameters reduces our ability for voltage
scaling, exacerbating our already significant power-density
concerns. For reliable operation, we must manage quantum
and thermal parasitics in addition to our growing set of
conventional parasitical effects.
It is the convergence of all of the above issues that makes
nano-scale computing systems a vibrant and challenging
topic for many years ahead. The reader of this special
section is provided with a timely account of state-of-the-art
research with emphasis on architectures, circuits, and tools.
The first paper of this special section is titled “ZettaRAM:
A Power-Scalable DRAM Alternative through Charge-
Voltage Decoupling” and is authored by R.K. Venkatesan,
A.S. Al-Zawawi, K. Sivasubramanian, and E. Rotenberg.
ZettaRAM relies on a new molecular capacitor to provide
storage using voltage-independent charge and voltage-
dependent speed. In contrast to a traditional DRAM, this
enables voltage scaling at low geometries. The architectural
features by which this novel type of storage cell can be
utilized for L2 cache is analyzed in detail such that, by
simple engineering of molecules, voltage scaling and power
management are possible through an hybrid write policy.
In the second paper, “Architecture of a Self-Checkpoint-
ing Microprocessor that Incorporates Nanomagnetic De-
vices,” L. Kothari and N.P. Carter present a novel
architecture of a microprocessor based on magnetoelectro-
nics. This architecture tolerates power failures by periodi-
cally checking the state of the currently executing program
using on-chip memories. These memories, implemented by
magnetoelectronic devices (based on the hybrid Hall
effects), are utilized as a (nonvolatile) register file and two
buffers for the checking and dirty data. It is shown that this
arrangement results in low overhead for power consump-
tion and performance degradation, while attaining high
coverage in checkpointing.
The next two papers included in this special section
deal with Quantum-dot Cellular Automata (QCA) design
and simulation environments. QCA has received con-
siderable attention as it may offer high device density
while achieving better power management than other
emerging technologies. The first of these two papers is by
S. Srivastava and S. Bhanja on “Hierarchical Probabilistic
Macromodeling for QCA Circuits.” In this paper, a
quantitative evaluation of QCA is pursued at the
circuit-level. Probabilistic macromodels are proposed
using a Bayesian network technique that allows the
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engineer to estimate device level characteristics, such as
polarization and low-energy error state configurations.
Macromodeling can be used for thermal as well as layout-
based analysis. The proposed probabilistic method can be
extended to a circuit-level evaluation and is shown to be
efficient compared with existing techniques that rely on a
full quantum-mechanical simulation of the temporal
dynamics.
The next paper, “Neural Network Simulation and Evolu-
tionary Synthesis of QCA Circuits,” by O.P. Vilela Neto,
M.A.C. Pacheco, and C.R.H. Barbosa, also deals with
QCA. In this manuscript, computational intelligence
techniques are proposed for simulating QCA circuits; the
same techniques can also be used for their synthesis. The
utilization of evolvable hardware is proposed and shown
to be of great promise for QCA design.
The last paper of this issue is titled “Scaling and Better
Approximating Quantum Fourier Transform by Higher
Radices,” by Z. Zilkic and K. Radecka. This paper considers
the realistic scenario by which the Quantum Fourier Trans-
form (QFT) can be utilized with nonbinary quantum circuits.
In particular, ternary gates are considered. A new transform
is proposed and shown to have better approximation proper-
ties than a QFT implemented by binary gates. Error bounds
are found and improved in the general case.
We sincerely hope that this special section will be a
reference publication for future research. The topics covered
in the papers are timely and important, and the authors
have done an excellent job of presenting the material. We
extend our sincere thanks to all of the authors and
reviewers. We also thank Dr. Viktor Prasanna, editor-in-
chief of the IEEE Transactions on Computers, for allowing us
to present this special section. Finally, a special thanks is
due to all of the staff for editing and assembling it. Please
feel free to contact us if you have questions or comments.
Andre´ DeHon
Craig S. Lent
Fabrizio Lombardi
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